JPS64723B2 - - Google Patents
Info
- Publication number
- JPS64723B2 JPS64723B2 JP58198211A JP19821183A JPS64723B2 JP S64723 B2 JPS64723 B2 JP S64723B2 JP 58198211 A JP58198211 A JP 58198211A JP 19821183 A JP19821183 A JP 19821183A JP S64723 B2 JPS64723 B2 JP S64723B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- output buffer
- timing signal
- level
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58198211A JPS6091432A (ja) | 1983-10-25 | 1983-10-25 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58198211A JPS6091432A (ja) | 1983-10-25 | 1983-10-25 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6091432A JPS6091432A (ja) | 1985-05-22 |
JPS64723B2 true JPS64723B2 (en]) | 1989-01-09 |
Family
ID=16387333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58198211A Granted JPS6091432A (ja) | 1983-10-25 | 1983-10-25 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6091432A (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0216823U (en]) * | 1988-07-19 | 1990-02-02 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0317476A3 (en) * | 1987-11-17 | 1990-05-02 | International Business Machines Corporation | Noise control in an integrated circuit chip |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57111717A (en) * | 1980-12-29 | 1982-07-12 | Fujitsu Ltd | Bus control system |
JPS5920027A (ja) * | 1982-07-27 | 1984-02-01 | Toshiba Corp | 半導体装置 |
-
1983
- 1983-10-25 JP JP58198211A patent/JPS6091432A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0216823U (en]) * | 1988-07-19 | 1990-02-02 |
Also Published As
Publication number | Publication date |
---|---|
JPS6091432A (ja) | 1985-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4954729A (en) | Output buffer circuit used for stable voltage source | |
JPS62231515A (ja) | 半導体集積回路 | |
JPH0962423A (ja) | 入力バッファ回路 | |
JPH01200819A (ja) | メモリ集積回路 | |
JPH0823267A (ja) | 入出力バッファ | |
JPH09238068A (ja) | 単一スルーレート抵抗を持った出力ドライバ回路 | |
JPS64723B2 (en]) | ||
US8248103B2 (en) | Output circuit of semiconductor device | |
JPS59117315A (ja) | パルス発生回路 | |
KR940008285B1 (ko) | 최소의 잡음을 가지는 데이타출력 드라이버 | |
US20030079111A1 (en) | Device for linking a processor to a memory element and memory element | |
KR910001883B1 (ko) | 저항수단을 이용한 시간지연회로 | |
JP2735268B2 (ja) | Lsiの出力バッファ | |
JPH08307222A (ja) | 集積回路 | |
JPH0993108A (ja) | 入出力(i/o)バッファ回路 | |
KR19990057925A (ko) | 출력버퍼 제어회로 | |
CN101458958A (zh) | 高读取速度低切换噪声的存储器电路及其方法 | |
JP3084856B2 (ja) | 双方向バッファ回路 | |
JPH05265949A (ja) | 集積回路装置 | |
JPS6356723B2 (en]) | ||
JPH0851345A (ja) | タイミング可変型入力回路 | |
JPH03114759A (ja) | 半導体集積回路 | |
JPH06132804A (ja) | 半導体集積回路 | |
JPH025616A (ja) | 出力レベル回路 | |
JPH02119425A (ja) | 双方向バッファ回路 |